In this paper, we present some passive components made from silicon substrate technology (Integrated Passive Device process) (chips, SMDs, and routing traces, etc), and therefore it is easier to maintain signal integrity for packages.
INTRODUCTION
Small form-factors along with other features (light-weight, low-loss, etc.) are the key enablers for mobile devices. New generation of semiconductor technology (e.g., 25 nm node technology) has reduced the transistors' sizes tremendously, which is fairly predicted by Moore's law. However, this scaling innovation has less impact on passive devices, which are consist of 60% to 70% of an electronic product (system or subsystem or SiP package).
Traditional passive devices, some times called SMD components, are made of ceramic technology. These SMD parts have been widely used in many electronic products, such as computers, cameras, cellular phones, wireless communication devices, etc. In the foreseeing future, these components will be still dominant in electronic applications.
LTCC parts are the major sources for RF or/and high power applications, because of their superior RF and thermal properties. Functional blocks, such as baluns, filters, diplexers, from LTCC technology, have better tolerance and usually also have smaller form-factors than using discrete SMD components.
Passive functions, such as inductance, resistance, capacitance, can be also realized and embedded in laminate substrates. The substrates are not only used as supporting materials and for routing purposes, but also they are having electrical functions through the embedded passive parts. Dramatic foot-print saving may be realized by embedded passive approaches, since there is no need to populate SMD components for passive functions on laminate surface or boards any more.
Another passive device realization is from wafer processes. Similar to the BEOL processes used in the semiconductor industry, passive components can be made through thin-film processes.
Highly repeatable RCL components with tight tolerance may be made in these processes using silicon, GaAs, glass, or other substrates [2] [3] [4] [5] [6] 
INDUCTOR AND CAPACITOR
In the wafer process for passive devices, there are metal layers, M1, M2, and M3 covered by passivation layers (PI-1 and PI-2). Inductor coils are made in thick Cu layer (M3) through plating process. Capacitors are made between Al layers (M1 and M2) using silicon nitride substrate. Resistors are made in TaSi layer with sheet resistance of 8.0 Ohm/square. To overcome metal loss for inductors, the thickness of inductors should be large enough. But it is not cost-effective to make very thick metal layer though the wafer plating process. In order to find an optimal metal thickness, given this technology (substrate and material set-up), a set of simulations for a 2.2 nH inductor were carried out and the data is plotted in Figure  2 . From the figure, the inductor with 2.0 um thickness shows decent, but not enough Q. When the thickness reaches 8.0 um, the inductor Q peak starts to saturate. It concludes that inductor thickness of 8.0 um -10.0 um should be the best approach for RF performance while considering waferprocess efficiency. The IPDs can be made either in wirebonding configuration (device facing up) or in flip-chip configuration (device facing down). The same inductor layout for these two configurations will have slightly different response in terms of inductance and Q factor. In wire-bonding configuration, the inductor Q and inductance are mainly affected by the distance to GND, usually the thickness of the silicon substrate. In flipchip configuration however, they are mainly 44th International Symposium on Microelectronics | October 9-13, 2011 | Long Beach, California USA impacted by the bump stand-off height (assuming the top metal layer in laminate substrate as ground plane). The inductance and Q factor with different bump stand-off heights were simulated and depicted in Figure 3 for a 2.2 nH inductor. For bump stand-off from 75.0 um to 125.0 um, the Q changes from about 34.0 to 38.0. For RF performance, this is not significant. But the inductance value is changed about 0.3 nH, which is about 13.6% of the target inductance (2.2 nH). For RF circuits, a 13.6% change of inductance value may cause significant performance degradation.
Making bump stand-off higher for RF performance would require bigger bumps and therefore larger IPD size, which will in turn raise cost concerns. From our investigation as shown in Figure 3 , as long as the bump stand-off is not less than 125.0 um, typical inductors' performance is stable.
The capacitance density from the wafer process is around a few hundreds pF/mm 2 . This capacitance density is good enough for RF circuits where needed capacitance is not very large (usually in 0.5 pF to 10 pF range), but may not enough for regular decoupling purposes for power suppliers.
For some RF passive circuits, because they will be used together with active devices (RF power amplifier, transceiver, for example), DC power supplier lines could pass through these passive devices. Figure 4 shows a GSM balun with a power-line fed through the balun to the differential ports on the left. Without proper decoupling, RF signal (in GHz band) could be coupled to the power supplier line, and then propagate and interfere with other function blocks in the same IPD. To minimize the interference, RF decoupling capacitors can be used.
ESR (effective-series-resistance) and ESL (effective-series-inductance) are the figures of merit for decoupling capacitors. In Figure 5 , three interconnection layouts for a capacitor are shown, to evaluate ESR and ESL performance. For each case, the interconnection length is the same, but the width is different. In case 3 ('CAP3'), one electrode of the capacitor is connected by trace approaching from the wider side of the capacitor. The ESR and ESL data are summarized in Table 1 . By different interconnection designs, the ERS can be reduced to 60%, and ESL can be reduced to 55%. 
PASSIVE FUNTIONAL BLOCKS
Passive functional blocks, such as filters, baluns, couplers, dividers, matching circuits, are indispensible parts for RF frontend modules in cellular, WiFi, and WiMAX applications. As form-factor is a critical requirement for mobile devices, smaller-size IPDs have been showing advantages and attractions. For a typical function, such as a filter, silicon substrate-based approach may achieve 50% size reduction, compared to a LTCC approach. In addition, the thickness of the IPD is typically in 150.0 um to 250.0 um ranges, which is much thinner than using LTCC approaches, and therefore is very suitable for SiP applications.
These smaller form-factor and lower profile features do not come without any price. As the volume size is reduced in IPD, the quality-factor Q of an inductor, in principle, will be reduced. An IPD design facing from the reduced inductor Q, may be optimized to achieve almost equally good performance as using LTCC approaches, given the facts of shorter interconnection, less parasitic, and easier optimization adoption associated with the IPD technology [1] [3]. Some IPD examples for wirebonding configuration, and for flip-chip application, are shown in Figure 6 and Figure 7 , respectively. For RF applications, models for bonding wires have to be carefully evaluated or verified for designs, as inductance-only models may not predict their behaviors well, especially for higher frequency applications (e.g., for 6.0 GHz or above). Sometimes, models taking into account of mutual coupling of wires are also needed. A measured response of a wirebondable IPD working in 3.3 GHz to 3.9 GHz (balanced filter) is depicted in Figure 8 . The device was wire-bonded to a test board with a short 50.0 Ohm line for each port. The measured data includes the contribution from the wires and the 50.0 Ohm traces on the PCB. The amplitude-imbalance of this device is less than 0.4 dB, and the phaseimbalance is less than 5.0 degree, with respective to 180.0 degree. The differential mode insertion-loss is -2.6 dB, and the return-loss is better -15.0 dB. Rejection of cellular signals (at < 2GHz) is better than 30.0 dB.
SYSTEM-IN-PACKAGE
MCM (multiple-chip-module) using QFN are probably the most efficient packages for RF applications. Figure 9 shows a design layout (bond diagram) for a RF QFN package. Three chips (IPD being one chip) are placed side by side in the package. All the interconnections are made by the bonding wires. For RF devices to work properly, accurate wire models (not only wire inductance) should be used during design phases. These models should include mutual inductance and mutual capacitance impacts. Figure 6 . The IPD was bond-wired to a test board on which the measurement was taken.
44th International Symposium on Microelectronics | October 9-13, 2011 | Long Beach, California USA For a low-pass-filter IPD in wirebonding configuration, the grounding wires (sometimes called 'down bonding' in QFN packages) would have noticeable impact on harmonic attenuation levels. It is preferred that the wires are short, or as short as possible. In the wire-bonding technology, there is a clearance on these down-bonding wires. As a result, there is a lower limit on the grounding inductance. To make the grounding inductance tunable for fast development, pads for multiple-wires, as shown in the left in Figure 10 , can be used. This allows to implementing different downbonding configurations, in order to meet stringent harmonic attenuation requirements. A high-attenuation low-pass-filter design for WiFi applications is shown in Figure 11 . This IPD has very small formfactor (0.69 mm x 0.82 mm x 0.15 mm), with over 30.0 dB attenuations at harmonic frequencies. This electrical performance is equivalent to that from LTCC approaches, but the IPD is much thinner (or as thin as other active chips to be in a package), and may be used in SiP efficiently. Besides IPDs used as individual components for MCM or SiP, several functional blocks (filter, balun, matching, etc.) may be made in one big IPD tile, which also serves as a building substrate with routing, for assembling some active dies onto it. Figure 12 shows a design example of chip-scale module packages, where two chips are to be bonded (using flip-chip) on a big IPD tile. In this IPD tile, there are some passive functions embedded in the silicon substrate. In addition, all the routing is 44th International Symposium on Microelectronics | October 9-13, 2011 | Long Beach, California USA through the IPD tile and finally connected to the second-level interconnection balls at the periphery.
As components (chips, passives, routing and interconnections) can be implemented in smaller areas through wafer process, a completed chip-scale package may be much smaller than realized using other approaches (e.g., LTCC or laminate substrates). Typically 30% -40% size reduction may be achieved. The response of the passive functional blocks embedded in the IPD tile could be different, to some extent, from those of IPDs used as stand-alone components for MCM or SiP. To characterize the response of the passive circuits embedded in the big IPD substrate, probing pads can be added in the engineering stages, as shown in Figure 13 , which allows to correlate design approach, and to perform trouble-shooting. Not only bumps can be used for the second-level interconnection (in Figure 12) , bonding-wires can be also used to connect with other parts in packages. Figure 14 illustrates a big IPD tile sitting on a flip-chip die (RFIC). In this package, the IPD tile is wire-bonded to a laminate substrate. Some active chip and discrete components can be mounted onto the IPD tile.
In a stack-die package, there could be more interference between the top die and the bottom die, compared to them being placed side by side. The interference is mutual. The top die and the bottom die can be either aggressor or victim. For the RFIC to work properly, the interference from the IPD should be minimized. This may be resolved by designing the coils inside the IPD far enough from some critical parts in the RFIC (e.g., VCO) in lateral distance. To characterize the IPD's performance in the actual stack-up configuration, two experiments were undertaken through wafer-probing. In one measurement, the IPD wafer was backgrinded to about 420.0 um (h0 + h1 + h2). In another measurement, the IPD wafer was back-grinded to about 150.0 um thickness, and then was stacked on to a bumped CMOS wafer with total height (h0 + h1) being about 270.0 um, to closely represent the actual stack-up package as shown in Figure  14 .
The IPD under test is a balanced filter working at 2.5 GHz band, with attenuation requirements of 30.0 dB at cellular-phone bands and at its 2 nd and 3 rd harmonics.
As can be seen in Figure 15 , typically made CMOS chips (resistivity in 1.0 -10.0 Ohm-cm range) do not make considerable impact on the filter's insertionloss and return-loss. It can also be seen that the WiMAX IPD shows clean response with good insertion-loss and return-loss in passband, and high attenuation in stop-bands.
